Manufacturing yield challenges for wafer-to-wafer integration
نویسندگان
چکیده
منابع مشابه
Wafer Inspection Technology Challenges for ULSI Manufacturing
The use of wafer inspection systems in managing semiconductor manufacturing yields is described. These systems now detect defects of size as small as 40 nm. Some high-speed systems have achieved 200-mm diameter wafer throughputs of 150 wafers per hour. The particular technologies involved are presented. Extensions of these technologies to meet the requirements of manufacturing integrated circui...
متن کاملYield Improvement for 3D Wafer-to-Wafer Stacked Memories
Recent enhancements in process development enable the fabrication of three dimensional stacked ICs (3D-SICs) such as memories based on Wafer-to-Wafer (W2W) stacking. One of the major challenges facing W2W stacking is the low compound yield. This paper investigates compound yield improvement for W2W stacked memories using layer redundancy and compares it to wafer matching. First, an analytical m...
متن کاملApproximation Algorithms for the Wafer to Wafer Integration Problem
Motivated by the yield optimization problem in semiconductor manufacturing, we model the wafer to wafer integration problem as a special multi-dimensional assignment problem (called WWI-m), and study it from an approximation point of view. We give approximation algorithms achieving an approximation factor of 3 2 and 4 3 for WWI-3, and we show that extensions of these algorithms to the case of a...
متن کاملApproximation Algorithms for Wafer to Wafer Integration Problem
Motivated by the yield optimization problem in semi-conductor manufacturing, we model the wafer to wafer integration problem as a multi-dimensional assignment problem and study it from an approximation point of view. We give approximation algorithms achieving an approximation factor of 3 2 and 4 3 for WWI-3. We show that a special case of yield optimization problem can be solved in polynomial t...
متن کاملOn the Complexity of Wafer-to-Wafer Integration
In this paper we consider the Wafer-to-Wafer Integration problem. A wafer is a p-dimensional binary vector. The input of this problem is described by m disjoints sets (called "lots"), where each set contains n wafers. The output of the problem is a set of n disjoint stacks, where a stack is a set ofm wafers (one wafer from each lot). To each stack we associate a p-dimensional binary vector corr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Microelectronics and Packaging Society
سال: 2013
ISSN: 1226-9360
DOI: 10.6117/kmeps.2013.20.1.001